By default RivaTuner limits the maximum NVPLL reference divider to 6 when the clock frequency is above 250MHz and limits it to 2 when the clock frequency is above 340MHz. You may force RivaTuner to ignore this limitation by setting this value to 0.
It will improve clock frequency generation accuracy, but may result in reduced stability.