| Home · |
The extram applet initializes the external RAM. The lowlevel applet should be executed prior to executing the extram applet, as the timings used to initiliaze the external RAM assume a bus clock frequency as configured by the lowlevel applet.
The extram applet accepts a single preset parameter, which tells the applet which SDRAM chip model is connected to the SAM MPU device.
sam-ba -p <port> -d <device> -a extram:help $ sam-ba -p serial -d sama5d2 -a extram:help Syntax: extram:[<preset>] Parameters: preset External RAM chip Examples: extram use default board settings extram:1 use preset 1 for type of external RAM
| Preset | SDRAM type | Model |
|---|---|---|
| 0 | DDR2 | MT47H128M8 |
| 1 | DDR2 | MT47H64M16 (x1) |
| 2 | DDR2 | MT47H128M16 (x2) |
| 3 | LPDDR2 | MT42L128M16 (x2) |
| 4 | DDR3 | MT41K128M16 (x2) |
| 5 | LPDDR3 | EDF8164A3MA |
| 6 | SDR | IS42S16100E |
| 7 | SDR | W981216BH |
| 8 | DDR2 | W971G16SB |
| 9 | DDR2 | W972GG6KB (x2) |
| 10 | SDR | AS4C16M16SA |
| 11 | DDR3 | MT41K128M16 (x1) |
| 12 | DDR2 | W972GG6KB (x1) |
| 13 | LPDDR2 | AD220032D |
| 14 | LPDDR2 | AD210032D |
| 15 | DDR2 | W9712G6KB |
| 16 | DDR2 | W9751G6KB |
| 17 | DDR2 | MT47H64M16 (x2) |
All chip timings are computed for a system bus clock running at 133 MHz.
| SDRAM type | Model | Preset(s) |
|---|---|---|
| DDR2 | MT17H128M8 | 0 |
| DDR2 | MT47H64M16 | 1, 17 |
| DDR2 | MT47H128M16 | 2 |
| DDR2 | W971GG6SB | 8 |
| DDR2 | W972GG6KB | 9, 12 |
All chip timings are computed for a system busclock running at 200 MHz.
| SDRAM type | Model | Preset(s) |
|---|---|---|
| DDR2 | MT47H64M16 | 1, 17 |
| DDR2 | W972GG6KB | 9, 12 |
All chip timings are computed for a system bus clock running at 133 MHz.
| SDRAM type | Model | Preset(s) |
|---|---|---|
| DDR2 | MT17H128M8 | 0 |
| DDR2 | MT47H64M16 | 1, 17 |
| DDR2 | MT47H128M16 | 2 |
| DDR2 | W971GG6SB | 8 |
| DDR2 | W972GG6KB | 9, 12 |
| LPDDR2 | MT42L128M16 | 3 |
All chip timings are computed for a system bus clock running at 200 MHz.
| SDRAM type | Model | Preset(s) |
|---|---|---|
| DDR2 | MT17H128M8 | 0 |
| DDR2 | MT47H64M16 | 1, 17 |
| DDR2 | MT47H128M16 | 2 |
| DDR2 | W971GG6SB | 8 |
| DDR2 | W972GG6KB | 9, 12 |
| LPDDR2 | MT42L128M16 | 3 |
All chip timings are computed for a system bus clock runnint at 166 MHz.
| SDRAM type | Model | Preset(s) |
|---|---|---|
| DDR2 | MT17H128M8 | 0 |
| DDR2 | MT47H64M16 | 1, 17 |
| DDR2 | MT47H128M16 | 2 |
| DDR2 | W971GG6SB | 8 |
| DDR2 | W972GG6KB | 9, 12 |
| DDR2 | W9712G6KB | 15 |
| DDR2 | W9751G6KB | 16 |
| LPDDR2 | MT42L128M16 | 3 |
| LPDDR2 | AD220032D | 13 |
| LPDDR2 | AD210032D | 14 |
| DDR3 | MT41K128M16 | 4 |
| LPDDR3 | EDF8164A3MA | 5 |
The extram applet doesn't support any command.
| Copyright © 2018 Microchip Technology | SAM-BA Documentation |